### Logic Design Lab EEL3712l

**Experiment 3** 



# **EXPERIMENT 3**

# Boolean Laws & Rules and DeMorgan's Theorem

## **OBJECTIVES:**

- Learn and verify Boolean laws and rules.
- Learn and prove DeMorgan's theorem
- Use Xilinx simulation tools to test combinational circuits.

## **MATERIALS:**

- Xilinx Vivado software, student or professional edition V2018.2 or higher.
- IBM or compatible computer with Pentium III or higher, 128 M-byte RAM or more, and 8 G-byte Or larger hard drive.
- BASYS 3 Board.

## **DISCUSSION:**

A Boolean equation derived directly from a truth table or from a problem statement usually is not in the simplest form. To have an efficient equivalent logic circuit, the Boolean equation representing the logic design must be in the simplest from. Boolean equations can be simplified using Boolean algebra, DeMorgan's theorem, or/and Karnaugh maps. In this experiment, we will first present Boolean Laws and rules as well as DeMorgan's theorem, and then verify them.

Section L	<u>Boolean Distributive Law</u>	
<u>Section I.</u>	Doorcan Distributive Law	
1. Open Xilin	ix Vivado.	
so 20162 Flow Icols Window Help Q- Duick Access		۲ × ۲. XILINX.
HLxEditions Quick Start	Recent Projects	
Create Project > Open Project > Open Example Project >	project_n Cristinesproject_1	
Tasks		
Manage IP > Open Hardware Manager > Xilinx Tcl Store >		
Learning Center		
Documentation and Tutorials > Quick Take Videos > Release Notes Guide >		
Documentation and Tutorials > Quick Take Videos >		
Documentation and Tutorials > Quick Take Videos >		8
Documentation and Tutorials > Quick Take Videos >		8
Documentation and Tutorials > Quick Take Videos > Release Notes Guide >	- <b>Project Navigator</b> window. Ouick start. N	
Decumentation and Tutorials > Quick Take Videos > Release Notes Guide > 2. In the Xilinx	<b>-Project Navigator</b> window, Quick start, N	
Documentation and Tutorials > Quick Take Videos > Release Notes Guide >	<b>-Project Navigator</b> window, Quick start, Not <b>Create a New Vivado Project</b> This wizard will guide you through the creation of a new project	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.
Decumentation and Tutorials > Quark Take Videos: > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.
Decumentation and Tutorials > Quick Take Videos > Release Notes Guide > 2. In the Xillinx New Project	Create a New Vivado Project This wizard will guide you through the creation of a new project To create a Vivado project you will need to provide a name a will specify the type of flow you'll be working with. Finally, you	ew Project.

Project Name         Enter a name for your project and specify a directory where the project data files will be stored.         Project name:       project				
Enter a name for your project and specify a directory where the project data files will be stored.  Project name: project Project location: C:/Xilinx/Vivado/2018.2  Create project subdirectory	🝌 New Project			
Project Iocation: C:/Xilinx/Vivado/2018.2		ry where the project data files w	vill be stored.	
Project Iocation: C:/Xilinx/Vivado/2018.2				
Create project subdirectory				©
				~~~ ···
		2/project		
			<u>N</u> ext >	Einish Cancel

configure all the settings manually through the navigator from inside the project.

roje	ect Type
pecif	y the type of project to create.
۲	<u>R</u> TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
	Do not specify sources at this time
$\odot$	Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.
	Do not specify sources at this time
$\bigcirc$	J/O Planning Project Do not specify design sources. You will be able to view part/package resources.
$\bigcirc$	Imported Project Create a Vivado project from a Synplify, XST or ISE Project File.
$\odot$	Example Project Create a new Vivado project from a predefined template.
?)	
2	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel
	Page 3   17


5. Select New Source... and the New window appears. In the New window, choose Schematic, type your file name (such as *source\_1*) in the File Name editor box, click on OK, and then click on the Next button.

d Sources ecify HDL, netlist, Blo on disk and add it to					es, to add	to your proje	ect. Create a n	ew source	-
+,   -   +	+								
		Use Add Files,	Add Dir	ectories or Create F	File buttor	s below			
	Г	Add Files		Add Directories	Crea	te File			
Scan and add RT	L include files i	Add Files		iga Directories		le i ne			
Copy <u>s</u> ources interview of the second secon	o project								
	VHDL ~	Simulator la	nguage	VHDL 🗸					
$\mathbf{O}$									
2				< <u>B</u> ack		<u>N</u> ext ≻	Einish		Cancel
🖕 Create Source	e File			×					
				×					
Create a new s		nd add it to yo	ur	×					
		nd add it to yo	ur	×					
Create a new s project.	ource file an	ıd add it to yo	ur	4					
Create a new s		nd add it to yo	ur	×					
Create a new s project.	ource file an	nd add it to yo	ur	4					
Create a new s project. <u>F</u> ile type:	ource file an VHDL source_1	id add it to yo to Project>	ur	4					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1		ur	× (2)					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name:	ource file an VHDL source_1			× (2)					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1	to Project>		<ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1	to Project>		<ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1	to Project>		<ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1	to Project>		<ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>					
Create a new s project. <u>F</u> ile type: F <u>i</u> le name: Fil <u>e</u> location:	ource file an VHDL source_1	to Project>		<ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>					

🝌 New Proje						
	<b>es</b> netlist, Block Design, and IF id add it to your project. You			dd to your project.	Create a new source	
	* *					
+, -	Index Name	Library	HDL Source For	Location		
	1 source_1	1.vhd xil_defaultlib	Synthesis & Simulation	<local f<="" p="" to=""></local>		
Copy s	nd add RTL include files into ources into project irces from subdirectories		dd Directories	reate File		
Target lar		Simulator language:	VHDL ~			
?			< <u>B</u> ack	<u>N</u> ext >	Einish	
						anc
						anc
	raints (optional) ate constraint files for physi	ical and timing constra	ints.			
Add Cons Specify or cr	raints (optional) ate constraint files for physi		ints.			€anci
Add Cons Specify or cr	raints (optional) ate constraint files for physi					2anc
Add Cons Specify or cr	raints (optional) ate constraint files for physi		or Create File buttons belo			2ance
Add Cons Specify or cr	raints (optional) ate constraint files for physi	Use Add Files o	or Create File buttons belo			¢ance

	oose Fin						. 1
🍐 New Projec	t					>	<
Default Pa Choose a de		or board for your project. This can be	e changed later.			4	
Parts	Boards						
Reset All	Filters						
Category: Family:	General Pu Artix-7	oose v	Package: cpg236 Speed: -1L	✓ Tempe	rature: I	~	
Search:	Q- xc7a35t		(1 match)				
Part xc7a35ti	cpg236-1L		UT Elements FlipFlops 20800 41600	Block RAMs 50	Ultra RAMs 0	DSPs Gt 90 2	
?			< Back	Next >	Einish	Cancel	
New Projec	00.	<ul> <li>New Project Summary</li> <li>A new RTL project named 'p</li> <li>1 source file will be added.</li> <li>No constraints files will be a</li> <li>The default part and produc Default Part. xc7a35ticpg23 Product: Artix-7 Family: Artix-7 Package: cpg236 Speed Grade: -1L</li> </ul>	added. Use Add Sources t family for the new projec		r.		×
	.INX.	To create the project, click Finis	sh <u>&lt; B</u> ack	Next >	Einish	Cancel	]
E XIL							

7. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment. In this experiment, we are investigating Boolean Distributive Law and we use 4 inputs to get 2 outputs. Under "Port Name", add "A", "B", "C", and "D" as inputs and add "X1", "X2" as outputs and select OK.



# X1 = (A+B)(C+D)X2 = AC+AD+BC+BD

8. In the "source\_1.vhd" created file, type the gates equivalent VHDL code for the X1 and X2 between the "begin" and "end Behavioral" as follows and then save the file.

Add boarces	
	Add Sources This guides you through the process of adding and creating sources for your project
	Add or <u>c</u> reate constraints
	<ul> <li>Add or create design sources</li> <li>Add or create <u>simulation sources</u></li> </ul>
🐮 XILINX.	
<ul> <li>(2)</li> </ul>	< <u>B</u> ack <u>Next&gt;</u> Einish Cancel
	Page 7   17

Add Sources	
Add or Create Constraints Specify or create constraint files for physi	ical and timing constraint to add to your project.
Specify constraint set	Create Constraints file and add it to your project  File type: XDC  File name: LAB3 Filg location:  <-Local to Project>  OK Cancel  Add Files Create File


- 9. Next, we need to add to add a constraint file with the".xdc" extension, as following: Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab\_2" then "OK" followed by "Finish".
- 10. Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinix" link that appears (<u>https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3\_Master.xdc</u>). Copy the whole file and paste it into the "lab\_2.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.
- 11. Uncomment (by deleting the # sign) sw[0], sw[1], sw[3],.... led[0], led[1],...
  lines. Note that each of them has two successive lines (Uncomment both of them). Do the following replacements: sw[0] → A, sw[1] → B,...., led[0] → X1, led[1] → X2 then save the file.

Page 8 | 17


Logic Design Lab EEL3712l

```
10
11 | ## Switches
12 set_property PACKAGE_PIN V17 [get_ports {A}]
13
        set property IOSTANDARD LVCMOS33 [get ports {A}]
14 set property PACKAGE PIN V16 [get ports {B}]
15 ;
        set property IOSTANDARD LVCMOS33 [get ports {B}]
16 set_property PACKAGE_PIN W16 [get_ports {C}]
17
        set_property IOSTANDARD LVCMOS33 [get_ports {C}]
18 | set property PACKAGE_PIN W17 [get ports {D}]
19
        set property IOSTANDARD LVCMOS33 [get ports {D}]
20 | #set property PACKAGE PIN W15 [get ports {sw[4]}]
21
        #set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
22 | #set property PACKAGE PIN V15 [get ports {sv[5]}]
23
       #set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
24 #set property PACKAGE PIN W14 [get ports {sw[6]}]
    #set property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
25 ¦
26 #set property PACKAGE PIN W13 [get ports {sw[7]}]
27 :
      #set property IOSTANDARD LVCMOS33 [get ports {sv[7]}]
28 #set property PACKAGE PIN V2 [get ports {sv[8]}]
        #set property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
29
30 #set property PACKAGE PIN T3 [get ports {sw[9]}]
31
        #set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
32 #set_property PACKAGE_PIN T2 [get_ports {sv[10]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sv[10]}]
33 i
34 | #set property PACKAGE PIN R3 [get ports {sw[11]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[11]}]
35
36 #set property PACKAGE PIN W2 [get ports {sw[12]}]
```

12. From the tool tab choose the play button and then "Run Implementation". Select "Number of jobs" =1 and then press OK.



13. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK.



Ne	Open Implemented Design
	○ <u>V</u> iew Reports
	Open <u>H</u> ardware Manager
	O Generate Memory Configuration File
	Don't show this dialog again
	OK Cancel

- 15. A green tab will appear in the top of the Vivado window, from which choose "open target" to program the hardware.
- 16. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.

À Specify Bits	ream File			×
Look <u>i</u> n:	impl_1	~	t ≙ 🖵 ± 🍐 🖻 🗙 C	
📄 .Xil		Recent Directories		
source_1.	bit	C:/Xilinx/Vivado/2018.2		~
		File Preview		
		File: source_1.bit Directory: COIIImA/Wadds/201 Created: Today at 16:31 PM Accessed: Today at 16:31 PM Modified: Today at 16:31 PM Size: 2.1 MB Type: Bitsteam file Owner: ECE-3865-832FImabo		
File <u>n</u> ame:	source_1.bit			
				~
Files of type:	Bitstream Files (.bit, bin, rbt)			~
			ОК	Cancel

17. Test the program on your board by going through all the input combinations and observing the two outputs. Fill the truth table.

Truth Table (1)

Α	В	С	D	X1	X2	Symbol	
0	0	0	0				
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
	-					<b>Boolean Equation</b>	.7

Logic Design Lab EEL3712l

Experiment 3

0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

- 18. Then you can use the simulation tools to verify the Boolean distributive law. For simulation, we need to create a simulation source file as following:
- 19. "Flow Navigator" → "Project Manager" → "Add Sources" → "Add or create simulation sources" → Name it "TB" (Test Bench) → "VHDL" → No need for switches and leds assignments as we will not be working on board. → "OK".
- **20.** In the "initialization" section write "A <= '0'; B <= '0'; C <= '0'; D <='0';". In the stimulus section, the following code (as in the figure) is written to simulate the whole truth table:

Page 12 | 17

### Logic Design Lab EEL3712I

```
Experiment 3
```

1	library IEEE;
	use IEEE.Std_logic_1164.all;
	use IEEE.Numeric_Std.all;
	entity src1_tb is
	end;
	1
	architecture bench of src1_tb is
	component src1
	Port ( A : in STD_LOGIC;
	B : in STD_LOGIC;
	C : in STD_LOGIC;
	D : in STD_LOGIC;
	X1 : out STD_LOGIC;
	X2 : out STD_LOGIC);
	end component;
	1 1
	signal A: STD_LOGIC;
	signal B: STD_LOGIC;
	signal C: STD_LOGIC;
	signal D: STD_LOGIC;
	signal X1: STD_LOGIC;
	signal X2: STD_LOGIC;
	begin
	1
	uut: src1 port map ( A => A,
	B => B,
	C => C,
	$D \implies D$ ,
	X1 => X1,
	X2 => X2 );
	1
	stimulus: process
	begin
	Put initialisation code here
J	A <= '0'; B <= '0'; C <= '0'; D <= '0';
	1

Page 13 | 17

#### Logic Design Lab EEL3712

**Experiment 3** 

```
36
          begin
37
38
            -- Put initialisation code here
    0
39
           A <= '0';
                      B <= '0'; C <= '0'; D <= '0';</pre>
40
41
            -- Put test bench stimulus code here
    0
42
            wait for 10ns;
    0
43
           A <= '0'; B <= '0';
                                  C <= '0'; D <= '0';
    Ο
44
           wait for 10ns;
    Ο
           A <= '0'; B <= '0';
45
                                   C <= '1'; D <= '0';
    Ο
46
           wait for 10ns;
    Ο
47
           A <= '0'; B <= '1';
                                    C <= '0'; D <= '0';
    0
48
           wait for 10ns;
    0
49
           A <= '0'; B <= '1';
                                    C <= '1'; D <= '0';
    0
50
           wait for 10ns;
    0
51
                     B <= '0';
                                    C <= '0'; D <= '0';
           A <= '0';
   0
52
           wait for 10ns;
    0
53 i
          A <= '0';
                     B <= '0';
                                  C <= '1'; D <= '0';
    0
54 !
           wait for 10ns;
    0
55
            A <= '0'; B <= '1';
                                   C <= '0'; D <= '0';
    0
56
            wait for 10ns;
    0
57
            A <= '0';
                      B <= '1';
                                    C <= '1'; D <= '0';
            wait for 10ns;
58
    0
59 ¦
            A <= '1'; B <= '0';
                                    C <= '0'; D <= '0';
            wait for 10ns;
60
            A <= '1'; B <= '0';
                                    C <= '1'; D <= '0';
61
62
            wait for 10ns;
63
            A <= '1'; B <= '1';
                                    C <= '0'; D <= '0';
64
            wait for 10ns;
65
            A <= '1';
                     B <= '1';
                                   C <= '1'; D <= '0';
66
67
           wait;
68 🗀
         end process;
69
70
71 🔶
        end;
72 :
```

## Section II. Boolean Absorption Rule

The two shown below are called absorption rules.

```
\mathbf{A} + \overline{\mathbf{A}\mathbf{B}} = \mathbf{A} + \mathbf{B}\overline{\mathbf{A}} + \mathbf{A}\mathbf{B} = \overline{\mathbf{A}} + \mathbf{B}
```

You are asked to prove them using either your target board or simulation tools. TIPS: You can combine the Section II and Section III together, draw them in only one project.

Page 14 | 17

- 1) Create a new project call BRules
- 2) Using the same process before to build the circuit to verify the two absorption equation. You can use two inputs A and B, four outputs X1, X2, Y1, Y2. If you show that the output waveforms X1and X2 are the same, and the Y1 and Y2 are the same, you have already verify the Boolean absorption rule.

$$X1 = A + AB \qquad X2 = A + B$$

$$Y1 = \overline{A} + AB \qquad Y2 = \overline{A} + B$$

Input		Output				
Α	В	X1	X2	Y1	Y2	

## Section III. DeMorgan's Theorem

The two shown below are called DeMorgan's Theorem

 $\overline{\mathbf{A} + \mathbf{B}} = \overline{\mathbf{A}} \overline{\mathbf{B}}$  $\overline{\mathbf{AB}} = \overline{\mathbf{A}} + \overline{\mathbf{B}}$ 

You are asked to prove them using either your target board or simulation tools.

Page 15 | 17

### Logic Design Lab EEL3712

1) Create a new project called Demorgan, build the circuit that enable you to prove the two equations. You will need two inputs A and B, two pairs of outputs.

$$X1 = \overline{A + B} \qquad X2 = \overline{A} \overline{B}$$
$$Y1 = \overline{AB} \qquad Y2 = \overline{A} + \overline{B}$$

2) Fill the form

Input		Output				
Α	В	X1	X2	¥1	¥2	

Checked by\_\_\_\_\_ Date \_\_\_\_\_

Page 16 | 17

## **QUESTIONS:**

1) Draw the logic diagrams and list the truth tables for all the Boolean algebra rules except the absorption rule.

2) Apply Boolean laws and rules and DeMorgan's theorem to simplify the following Boolean equations. Draw the simplified logic diagrams.

a)  $X = (A+B)\overline{ABC} + \overline{BC}$ 

b)  $Y = (\overline{A+B})\overline{B} + B + \overline{AC}$ 

Page 17 | 17